

# **PI5A100**

Precision, Wide-Bandwidth Quad SPDT Analog Switch

## Features

- Single Supply Operation (+2V to +6V)
- Rail-to-Rail Analog Signal Dynamic Range
- Low On-Resistance ( $6\Omega$  typ with 5V supply) Minimizes Distortion and Error Voltages
- On-Resistance Matching Between Channels, 0.4Ω Typ.
- On-Resistance Flatness,  $< 2\Omega$  Typ.
- Low Charge Injection Reduces Glitch Errors, Q = 6pC Typ.
- Replaces Mechanical Relays
- High Speed. toN, 8ns Typ.
- Low Crosstalk: -100dB @ 10 MHz
- Low Off-Isolation: -57dB @ 10 MHz
- Wide -3dB Bandwidth: 230 MHz
- High-Current Channel Capability: >100mA
- TTL/CMOS Logic Compatible
- Low Power Consumption (0.5µW typ.)
- Packaging (Pb-free & Green Available): -16-pin QSOP (Q) -16-pin SOIC (W)

## Applications

- Audio, Video Switching and Routing
- LAN Switches
- Telecommunication Systems
- · Battery-Powered Systems

#### **Truth Table**

EN	IN	ON Switch
0	0	NC <sub>1</sub> , NC <sub>2</sub> , NC <sub>3</sub> , NC <sub>4</sub>
0	1	NO <sub>1</sub> , NO <sub>2</sub> , NO <sub>3</sub> , NO <sub>4</sub>
1	Х	None. Disabled

#### Description


The PI5A100 is an improved Quad Single-pole double-throw (4SPDT) CMOS analog switch designed to operate with a single +2V to +6V power supply. The  $\overline{\text{EN}}$  pin may be used to place all switches in a high-impedance state. This high precision device is ideal for low-distortion audio, video, and data switching and routing.

Each switch conducts current equally well in either direction when on. In the off state each switch blocks voltages up to the power-supply rails.

The PI5A100 is fully specified with +5V, and +3.3V supplies. With +5V, it guarantees less than 10 $\Omega$  On-Resistance. On-Resistance matching between channels is within 2 $\Omega$ . On-Resistance flatness is less than 4 $\Omega$  over the specified range. The PI5A100 guarantees fast switching speeds (t<sub>ON</sub> < 12ns).

The PI5A100 is available in the narrow-body SOIC and QSOP packages for operation over the industrial (-40°C to +85°C) temperature range.

## Block Diagram, Pin Configuration



Notes:

- 1. Switches shown for logic "0" input.
- 2. NC = Normally Closed; NO = Normally Open



#### **Absolute Maximum Ratings**

Voltages Referenced to Gnd V <sub>CC</sub>	-0.5V to +7V
V <sub>IN</sub> , V <sub>COM</sub> , V <sub>NC</sub> , V <sub>NO</sub> <sup>(1)</sup>	
Current (any terminal except CC	0M, NO, NC) 30mA
Current, COM, NO, NC (pulsed at 1ms, 10% duty cycle)	120mA

#### **Thermal Information**

Continuous Power Dissipation	
Narrow SOIC & QSOP	
(derate 8.7mW/°C above +70°C)	650mW
Storage Temperature $\dots \dots \dots \dots \dots \dots \dots \dots \dots \dots -65^{\circ}C$ to	+150°C
Lead Temperature (soldering, 10s)	+300°C

#### Notes:

1. Signals on NC, NO, COM, or IN exceeding V<sub>CC</sub> or GND are clamped by internal diodes. Limit forward diode current to 30mA.

2. Caution: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this speci fication is not implied.

Parameter	Symbol	TestConditions	Temp.	Min. <sup>(1)</sup>	Typ. <sup>(2)</sup>	Max. <sup>(1)</sup>	Units
Analog Switch			·		-		
Analog Switch Range <sup>(1)</sup>	VANALOG		Full	0		V <sub>CC</sub>	V
On-Resistance	Dava		25		8	10	
OII-Resistance	R <sub>ON</sub>	$V_{CC} = 4.5V, I_{COM} = -30mA,$	Full			12	
On-Resistance Match Be-	AD	$V_{\rm NO}$ or $V_{\rm NC}$ = +2.5V	25		0.8	2	
tween Channels <sup>(6)</sup>	$\Delta R_{ON}$		Full			4	Ω
0 D i (5)	D	$V_{CC} = 5V, I_{COM} = -30mA,$ $V_{NO} \text{ or } V_{NC} = +2.5V$	25		2	3	
On-Resistance Flatness <sup>(5)</sup>	R <sub>FLAT(ON)</sub>		Full			4	Ī
NO as NC OFF L sales $(6)$	I <sub>NO(OFF)</sub> or	$V_{CC} = 5.5C, I_{COM} = 0V,$	25		0.07		1
NO or NC OFF Leakage <sup>(6)</sup>	I <sub>NC(OFF)</sub>	$V_{NO}$ or $V_{NC} = 4.5V$	Full	-80		80	
COM OFF Leakage	Leakage	$V_{CC} = 5.5V, I_{COM} = 4.5V,$ $V_{NO} \text{ or } V_{NC} = \pm 4.5V$	25		0.01		1
Current <sup>(6)</sup> I <sub>COM(OFF)</sub>	ICOM(OFF)		Full	-80		80	nA
COM ON Leakage Current <sup>(6)</sup>	I <sub>COM(ON)</sub>	$V_{CC} = 5.5V, I_{COM} = 4.5V,$ $V_{NO} \text{ or } V_{NC} = \pm 4.5V$	25		0.016		
			Full	-80		80	

#### **Electrical Specifications - Single +5V Supply** ( $V_{CC} = +5V \pm 10\%$ , GND = 0V, $V_{INH} = 2.4V$ , $V_{INL} = 0.8V$ )



Parameter	Symbol	TestConditions	Temp.	Min. <sup>(1)</sup>		Max. <sup>(1)</sup>	Units	
Logic Input							-	
Input High Voltage	V <sub>IH</sub>	Guaranteed logic High Level	Full	2			v	
Input Low Voltage	V <sub>IL</sub>	Guaranteed logic Low Level				0.8	v	
Input Current with Input Voltage High	I <sub>INH</sub>	$V_{IN} = 2.4V$ , all others = $0.8V$	Full	-1	0.005	1		
Input Current with Input Voltage Low	I <sub>INL</sub>	$V_{IN} = 0.8V$ , all others = 2.4V		-1	0.005	1	μA	
Dynamic							-	
Turn-On Time	torr		25		8	15		
Turn-On Time	t <sub>ON</sub>	$V_{CC} = 5V$ , See Figure 1	Full			20	ns	
Turn-Off Time		$v_{\rm CC} = 5 v$ , see Figure 1	25		3.5	7		
Turn-OII Time	t <sub>OFF</sub>		Full			10		
Charge Injection <sup>(3)</sup>	Q	$C_L = 1nF$ , $V_{GEN} = 0V$ , $R_{GEN} = 0\Omega$ , See Figure 2	25			10	pC	
Off Isolations	O <sub>IRR</sub>	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 10MHz, See Figure 3			-57		10	
Crosstalk <sup>(8)</sup>	X <sub>TALK</sub>	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 10MHz, See Figure 4			-100		dB	
NC or NO Capacitance	C <sub>(OFF)</sub>	f=1kHz, See Figure 5			8			
COM OFF Capacitance	C <sub>COM(OFF)</sub>				14		pF	
COM ON Capacitance	C <sub>COM(ON</sub> )	f = 1kHz, See Figure 6			18		1	
-3db Bandwidth	BW	$R_L = 50\Omega$ See Figure 7	Full		230		MHz	
Distortion	D	$R_L = 10k\Omega$			0.2		%	
Supply								
Power-Supply	V <sub>CC</sub>		Full	2		6	V	
Postitive Supply Current	I <sub>CC</sub>	$V_{CC} = 5.5 V$ , $V_{IN} = 0V$ or $V_{CC}$ , all channels on or off				1	μΑ	

#### Electrical Specifications - Single +5V Supply (V<sub>CC</sub> = +5V ±10%, GND = 0V, V<sub>INH</sub> = 2.4V, V<sub>INL</sub> = 0.8V) CONTINUED

Notes:

1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.

2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.

- 3. Guaranteed by design
- 4.  $\Delta R_{ON} = R_{ON} \max R_{ON} \min$

5. Flatness is defined as the difference between the maximum and minimum value of On-Resistance measured.

6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.

7. Off Isolation =  $20\log_{10} [V_{COM} / (V_{NO} \text{ or } V_{NC})]$ . See figure 3.

8. Between any two switches. See figure 4.-




Parameter	Symbol	TestConditions	Temp.	Min. <sup>(1)</sup>	Typ. <sup>(2)</sup>	Max. <sup>(1)</sup>	Units
Analog Switch							
Analog Switch Range <sup>(1)</sup>				0		V <sub>CC</sub>	V
On-Resistance	Dava		25		12	18	Ω
On-Resistance	R <sub>ON</sub>	$V_{CC} = 4.5V, I_{COM} = -30mA,$	Full				
On-Resistance Match Be-	AD	$V_{NO}$ or $V_{NC} = +2.5V$	25		5		
tween Channels <sup>(6)</sup>	$\Delta R_{ON}$		Full				
On Basistanas Elatrass <sup>(5)</sup>	R <sub>FLAT(ON)</sub>	$V_{CC} = 5V, I_{COM} = -30mA,$ $V_{NO} \text{ or } V_{NC} = +2.5V$	25		2	4	
On-Resistance Flatness <sup>(5)</sup>			Full			5	
Dynamic					-		-
Turn-On Time	tox	- V <sub>CC</sub> = 5V, See Figure 1	25		14	25	
Tum-On Time	t <sub>ON</sub>		Full			40	ns
Turn-Off Time	town		25		4.5	12	
Tuin-On Thine	t <sub>OFF</sub>		Full			20	
Charge Injection <sup>(3)</sup>	Q	$C_{L} = 1nF, V_{GEN} = 0V,$ $R_{GEN} = 0\Omega, \text{ See Figure 2}$	25		5	10	pC
Supply							
Postitive Supply Current	I <sub>CC</sub>	$V_{CC} = 3.6V$ , $V_{IN} = 0V$ or $V_{CC}$ , all channels on or off	Full			1	μA


# **Electrical Specifications - Single +3.3V Supply** ( $V_{CC} = +5V \pm 10\%$ , GND = 0V, $V_{INH} = 2.4V$ , $V_{INL} = 0.8V$ )




# **Typical Operating Characteristics** (T<sub>A</sub>=+25°C, unless otherwise noted)




Leakage Currents vs. Analog Voltage




Charge Injection vs. Analog Voltage








Leakage Current vs. Temperature




Crosstalk and Off-Isolation vs. Frequency







Insertion Loss vs. Frequency




RON vs. VCOM and Single Supply






Input Switching Threshold vs. Supply Voltage



Switching Times vs. Temperature





# **Test Circuits/Timing Diagrams**






Figure 1. Switching Time




#### Figure 2. Charge Injection



# **Test Circuits/Timing Diagrams (continued)**



**Figure 3. Off Isolation** 








Figure 7. Bandwidth




Figure 4. Crosstalk




Figure 6. Channel-On Capacitance




#### **Applications Information**


#### **Overvoltage Protection**

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, followed by V-, and then logic inputs. If power-supply sequencing is not possible, add two small signal diodes or two current limiting resistors in series with the supply pins for overvoltage protection (Figure 8). Adding diodes reduces the analog signal range, but low switch resistance and low leakage characteristics are unaffected.

#### **RGB** Switch

Figure 9 illustrates a simple low cost RGB switch. The RGB to-Composite Decoder produces either NTSC or S-VHS video from an RGB source. Asingle PI5A100 selects one of the two video sources to produce either SVHS, Composite or RGB video outputs. The low insertion loss of the PI5A100 eliminates the need for expensive input/output buffers.








Figure 9: The single PI5A100 is used to select SVHS, VGA or Composite video outputs.



## Applications

# Audio Muting Function

Figure 8 shows the PI5A100 in an audio card muting application. The original problem was one of excessive popping/clicking noise appearing when connecting disconnecting external loads, and at poweron/off. The PI5A100 performs a muting function by grounding the outputs at power on/off and during the transition time. The  $32\Omega$  headset impedance demands a very low and very flat switch-on resistance to reduce THD and signal loss.

Paralleling two sections of the PI5A100 produces a Ron of  $2.5\Omega$  with an unsurpassed  $\pm 0.5\Omega$  flatness.

To handle AC signals it was necessary to power the device with  $\pm 3V$  provided by two Zener diodes: Z1 and Z2. The select and Enable control signals are shifted by using twpo 2.5V Zener diodes Z3,Z4 and pull down resistors connected to -3V.






Figure 10: The PI5A100 momentarily mutes the stereo outputs by connecting them to ground during transition times.



# Packaging Mechanical: 16-Pin QSOP (Q)



# Packaging Mechanical: 16-Pin SOIC (W)





# **Ordering Information**

Ordering Code	Package Code	Package Description
PI5A100W	W	16-pin SOIC
PI5A100Q	Q	16-pin QSOP
PI5A100QE	Q	Pb-free & Green, 16-pin QSOP

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

2,. Number of Transistors = TBD

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com